In order to reduce direct tunneling in MOS devices with equivalent oxide thickness, EOT, less than 1.5 nm, and extending below 1 nm, there has been a search for alternative dielectrics with significantly increased dielectric constants, k, allowing increases in physical thickness proportional to k, and thereby significantly reducing direct tunneling. However, significant increases in k to values of 15 to 25 in transition metal and rare earth oxides are generally accompanied by decreases in the conduction band offset energy with respect to Si, E B , and the effective electron tunneling mass, m eff . Since direct tunneling scales as exponential function of the square root of (E Bi )(m eff ), it is important do determine this product relative to k in order to determine the extent to which decreases in this product can mitigate decreases in tunneling anticipated from increased physical thickness. This paper presents a novel method for obtaining the (E Bi )(m eff ) product for high-k gate dielectrics. It is based on a quantum mechanical WKB-approximation applied to large bias dependent increases in tunneling with respect to reference SiO 2 devices, in symmetric stacked devices with ultra-thin HfO 2 layers (~0.5 nm) sandwiched between thicker SiO 2 layers (~1.0-1.5 nm).
Introduction
In order to reduce direct tunneling in MOS devices with equivalent oxide thickness, EOT, less than 1.5 nm, and extending below 1 nm, there has been a search for alternative dielectrics with significantly increased dielectric constants, k, allowing increases in physical thickness proportional to k, and thereby significantly reducing direct tunneling. However, significant increases in k to values of 15 to 25 in transition metal and rare earth oxides are generally accompanied by decreases in the conduction band offset energy with respect to Si, E B , and the effective electron tunneling mass, m eff . Since direct tunneling scales as exponential function of the square root of (E Bi )(m eff ), it is important do determine this product relative to k in order to determine the extent to which decreases in this product can mitigate decreases in tunneling anticipated from increased physical thickness. This paper presents a novel method for obtaining the (E Bi )(m eff ) product for high-k gate dielectrics. It is based on a quantum mechanical WKB-approximation applied to large bias dependent increases in tunneling with respect to reference SiO 2 devices, in symmetric stacked devices with ultra-thin HfO 2 layers (~0.5 nm) sandwiched between thicker SiO 2 layers (~1.0-1.5 nm).
In addition to providing a method for obtaining the (E Bi )(m* eff ) product, the results presented below are of importance for advanced dielectrics with stacked high-k components with different dielectric constants, k, tunneling barriers, E B , and effective tunneling masses, m eff , e.g., the HfO 2 -Al 2 O 3 laminates of Refs. 1 and 2.
Experimental Results
Stacked structures were comprised of remote plasma processed Si-SiO 2 substrates 1.5 nm thick, remote plasma deposited HfO 2 layers 0.5 to 1.5 nm thick, and SiO 2 layers 1.5 nm thick [3] . N + Si substrates and Al metal gates were used to set the flat band voltage, V fb , of stacked structures close to zero. Analyses of C-V traces were based on the profile in Fig. 1 . The increased thickness of ~1.2 nm for encapsulated 0.5 nm HfO 2 film is due to interfacial Hf silicate formation identified by on-line XPS. There is an accompanying reduction of the SiO 2 layer thickness from 1.5 to 1.2 nm. EOT decreased from ~2.97 nm for the SiO 2 reference device with 3 nm of SiO 2 , to ~2.75 nm for the 0.5 nm HfO 2 device. Analysis of C-V data based on Fig. 1 gives value of k of ~20 for the middle layer consistent with a silicate terminated HfO 2 layer. J-V traces were obtained in a substrate injection mode. Fig. 2 compares room temperature J-V traces for a MOSCAP with a 3.0 nm SiO 2 dielectric, and with traces for MOSCAP stacks including initially-deposited 0.5 nm and 1.0 nm HfO 2 films. The J-V characteristic for the SiO 2 reference device is in agreement with a J-V simulation [4] . All J-V curves display a similar weak temperature dependence confirming that tunneling is the dominant transport mechanism. J-V curves for the stacked devices are qualitatively different than the SiO 2 device, displaying bias voltage dependent increases in current at 3V of ~1000 for the 0.5 nm HfO 2 device and ~3000 for 1.0 HfO 2 device.
Discussion
The departure from a near exponential dependence in the reference SiO 2 device is correlated with differences between the tunneling attenuation constants, α i t i , in the three regions of the stacked dielectric. If E Bi is the tunneling barrier with respect to the substrate/gate metal Fermi level, and m effi is tunneling mass, then the tunneling attenuation factor for the i th layer, α i t i ,, is given by 4πt i (2m effi E Bi ) 0.5 /h. Neglecting reflections at potential steps in Fig. 1 , the relative tunneling current is proportional to the product of tunneling transmission terms, Π i exp (-α i t i ) [4] . This WKB approach is supported by plots in Figs. 3(a) and (b) . The data in Fig 3( The values of α i t i * as a function of bias in Fig. 3(a) are obtained by assuming the applied potential drops in the three regions of Fig. 1 are proportional to the relative values of k (~continuity of k i ε o E i ), and using the product obtained for the fit in Fig. 3(b) . Values of E Bi (V) are approximated by E Bi (0) minus the average potential drop in that region, with t i * normalized to 1.2 nm. The relatively small decreases in α(SiO 2 ) compared to larger decreases in α(HfO 2 ) are due the differences in the E Bi (0), 3.15 eV for SiO 2 and 1.5 eV for HfO 2 , are reflected in the marked increase in their ratio with increasing bias. This means that as the bias across the composite in these films is increased, the current is increasingly determined by the SiO 2 layers. The increased ratio of current of 3V is ~1000 is due to minimal wave function attenuation in the HfO 2 layer. The magnitude of the increase is consistent with a decrease of the SiO 2 thickness A-3-4 pp. 168-169 from 3.0 in the reference device to and effective thickness of 2.4 nm in the stacked device; i.e., a 10x increase in current for each 0.2 nm thickness decrease. This explanation is supported in Fig. 3(b) , which displays ratios of measured currents, and normalized transmission for the SiO 2 stack component, both as functions of the ratio of the normalized attenuation constants. Differences between these plots for V<1.5 eV indicate HfO 2 layers are contributing to attenuation at low voltages, but not at biases >1.5 eV where the traces overlap. If the thickness of the HfO 2 layer is increased by >5, instead of current increasing with increasing bias, it is reduced relative to SiO 2 devices. Identifying the HfO 2 thickness at which this change occurs yields a direct measure for an approximate high-k (m eff )(E Bi ) product.
Conclusions
This paper has demonstrated a new approach for obtaining the (m eff )(E Bi ) product for high-k dielectrics. In addition, the results presented above identify a significant limitation for stacked dielectrics in which the band offset energy and dielectric constant of one component are significantly less than in the second, as for example in Fig. 3(b) . Current ratio, and normalized transmission ratio versus ratio of SiO 2 /HfO 2 attenuation constants of Fig. 3(a) . Bias voltages are indicated as well.
